

# Sn Bumping Without Photoresist Mould and Si Dice Stacking for 3-D Packaging

Sung Jun Hong, Ji Heon Jun, Jae Pil Jung, Michael Mayer, *Member, IEEE*, and Y. Norman Zhou

**Abstract**—Chip stacking with through-silicon-vias (TSV) technology for 3-D packaging of electronic devices was investigated. A new process of direct solder bumping on Si wafers without photoresist (PR) mould was designed and applied in this study. The Cu extrusion process on the via was also omitted for process simplification. This simplified process can be useful for cost reduction and increased productivity. The substrate for the experiments was a p-type  $\langle 100 \rangle$  Si wafer of 100 mm diameter. In order to produce the vias, the Si wafer was etched by a deep reactive ion etcher (DRIE) using  $\text{SF}_6$  and  $\text{C}_4\text{F}_8$  plasmas alternately. The produced vias were 40  $\mu\text{m}$  in diameter and 80  $\mu\text{m}$  in depth. On the via side walls,  $\text{SiO}_2$ , Ti, and Au layers were formed with thicknesses of 1, 0.1, and 0.7  $\mu\text{m}$ , respectively. Pulsed direct current (DC) electroplating was used to fill the vias with Cu. Then the Si wafer was back ground to a thickness of 80  $\mu\text{m}$  until the Cu filling in the vias was exposed to the surface without extrusion. Plating current subsequently flowed through the vias to the bumping surface, and Sn was electroplated on the Cu filling directly without a PR mould. To optimize the bumping process, the current density and time for Sn plating were varied from 0.04 to 0.06  $\text{A}/\text{cm}^2$  and from 10 to 40 min, respectively. Bumps with a height of 20  $\mu\text{m}$  were formed successfully with 0.05  $\text{A}/\text{cm}^2$  and 30 min without a PR mould. The bump height increased with increasing plating current and time; for example, from 13  $\mu\text{m}$  at 10 min to 33  $\mu\text{m}$  at 40 min in case of 0.06  $\text{A}/\text{cm}^2$ . The Si dice with electroplated Sn bumps had dimensions of  $5 \times 5$  mm and thickness of 80  $\mu\text{m}$ . Three Si dice were stacked successfully by micro-soldering at 260 °C. In the interface between the Sn bumps and the Cu filling, a  $\text{Cu}_6\text{Sn}_5$  intermetallic compound was produced with a thickness of 3.2  $\mu\text{m}$ . Through this study, a process for non-PR solder bumping by electroplating and wafer stacking with TSV was achieved successfully.

**Index Terms**—Non-PR bumping, packaging, Si chip stacking, through silicon via, tin.

## I. INTRODUCTION

RECENTLY, the trend to smaller and lighter electronics has accentuated efforts towards high density, increased performance and miniaturization in packaging technology. For example, in multichip module (MCM) and in

system-in-package (SiP), much higher packaging density is required. Stacking of Si dice (3-D packaging) technology has been studied in order to meet these requirements [1]–[3].

The 3-D packaging of Si dice requires several successive processes like via drilling, conductive metal filling in the vias, bumping over the vias and wafer stacking. For via drilling, DRIE [4], [5] and laser drilling [6], [7] are popular processes, and Cu is usually filled in the vias by electroplating to function as an electrode [4], [8]. For metal bumping, Au, Cu, Sn, or Sn alloy are popularly used [2], [3], [9]–[12]. Sn and solder bumps are cost-effective, and they require no pressure for bonding during reflow soldering which avoids damage to the fragile thin wafers.

Generally, Sn or solder bumps can be applied by electroplating [13], [14], ball mounting [15], paste printing [16], or injection molding solder of C4NP (Controlled Collapse Chip Connection New Process) [17] for bumps between stacked chips or bumps of an outer chip. The electroplating process is appropriate to make a tiny bump such as 10  $\mu\text{m}$  or less which is compatible with the fine via diameters of 1–10  $\mu\text{m}$  for 3-D Si dice stacking [18]. The electroplating process also enables approaching mass production and uniform size of bumps. However, its disadvantages can be relatively long bumping time and variations in alloy composition according to the positions of a wafer in the plating bath. Very careful control of current density and plating parameters is required to get suitable bumps.

In general, the electroplated bumps are produced using a photoresist (PR) mould established by lithography technology [13], [19]. Previous published work about non-PR methods of electroplating of bumps is hard to find. The lithography technology consists of several process steps such as PR coating, film masking, UV lightening, patterning, PR stripping, and so forth. This lithography technology takes processing time and adds cost, so a method of bumping without PR mould would be highly desirable. In this study, the feasibility of solder bumping by electroplating without PR mould and Si dice stacking were investigated. These technologies will be helpful to reduce cost and enhance productivity by omitting lithography related processes. Additionally, a process to establish a Cu extrusion on the via [2], [3], [11], [12] was omitted in order to avoid complicated preferential etching of Si to Cu during back grinding of Si.

## II. EXPERIMENTAL

For an experimental substrate, a  $\langle 100 \rangle$  silicon wafer of p-type was used. The diameter of the wafer was 100 mm, and original thickness before wafer thinning was 500  $\mu\text{m}$ . In order to produce via holes on the wafer surface, the Si wafer was etched by

Manuscript received February 16, 2010; accepted March 27, 2010. First published May 24, 2010; current version published January 07, 2011. This work was supported by the National Research Foundation (No. R01-2007-000-20811-0) of Korea. This work was recommended for publication by Associate Editor K.-N. Chiang upon evaluation of the reviewers comments.

S. J. Hong is with the Amkor, Sungsoo-dong, Sungdong-ku, Seoul 133-706, Korea.

J. H. Jun and J. P. Jung are with the Department of Materials Science and Engineering, University of Seoul, Seoul 130-743, Korea (e-mail: jppjung@uos.ac.kr).

M. Mayer and Y. N. Zhou are with the Department of Mechanical and Mechatronics Engineering, University of Waterloo, Waterloo, ON N2L 3G1, Canada.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TADVP.2010.2049019




Fig. 1. Dimensions of Si die for experiments.

a deep reactive ion etcher (DRIE) using  $\text{SF}_6$  plasma for etching and  $\text{C}_4\text{F}_8$  plasma for passivation, alternately. The wafer was divided into 284 quadratic dice with 5 mm side length. A total of 68 via holes were produced peripherally in each die. The vias with a diameter of  $40 \mu\text{m}$  and depth of  $80 \mu\text{m}$  were prepared, and the pitch between the vias was  $200 \mu\text{m}$  (see Fig. 1).

On the via walls, dielectric, adhesion, and seed layers of  $\text{SiO}_2$ , Ti, and Au, respectively, were formed sequentially. The  $\text{SiO}_2$  layer was produced by a thermal oxidation method at  $1000^\circ\text{C}$  with  $1 \mu\text{m}$  resulting thickness. Such a high temperature is acceptable if the via is formed before the integrated circuit (via-first process). The Ti and Au layers were deposited by Ar sputtering using 1000 W power of a radio-frequency (RF) sputtering source. Thicknesses of the Ti and Au layers were about 0.1 and  $0.7 \mu\text{m}$ , respectively.

Cu was filled into the vias by electroplating. The electroplating solution for Cu filling was composed of  $\text{CuSO}_4 \cdot 5\text{H}_2\text{O}$ ,  $\text{H}_2\text{SO}_4$ ,  $\text{Cl}^-$  and other additives. For Cu electroplating, direct current (dc) with forward and reverse pulsing method was used. The cathode and anode were Si wafer with vias and a pure Cu ball, respectively.

The back side of the electroplated wafer was polished mechanically and chemically until Cu filling was exposed to the surface without extrusion. The thickness of the back ground wafer became  $80 \mu\text{m}$ , and the wafer was then cut into  $5 \times 5$  mm dice. Each Si die was attached to the cathode, and Sn was electroplated to make bumps on the exposed Cu fillings without a PR mould. The anode was a Sn plate with dimension of  $15 \times 15 \times 0.5$  mm. DC was used for electro-deposition, and the distance between cathode and anode was 30 mm (Fig. 2).

DC was supplied through the seed layer of Au, and the current density was varied among 0.04, 0.05, and  $0.06 \text{ A/cm}^2$ . The solution for Sn plating was a commercial product (Slotoloy-SN30) and was agitated by a magnetic stirrer with a rotation speed of 240 rpm. Electroplating was performed at  $25^\circ\text{C}$  bath temperature to avoid loss of volatile substances and the oxidation of stannous tin.




Fig. 2. Arrangement of electroplating equipment.

The Si dice with Sn bumps were aligned for stacking and reflowed at  $260^\circ\text{C}$  for 20 s in air with rosin mildly activated (RMA) flux. The Cu-filled vias, stacked dice and microstructure of the soldered joint were observed by field emission scanning electron microscopy (FE-SEM). The composition of the intermetallic compound (IMC) along the Sn/Cu interface was analyzed by energy dispersive X-ray analysis (EDS).

### III. RESULTS AND DISCUSSION

On the exposed Cu filling surfaces, Sn was electroplated as a bump without PR mould. Stable current flow during Sn plating is important to get suitable bumps in a non-PR mould process. Fig. 3 shows the time history of current flows during electroplating with increasing time at different current densities. The current values were kept constant with electroplating time at each current density. Specifically, the current values were 34.2, 42.3, and  $50.8 \mu\text{A}$  for 0.04, 0.05, and  $0.06 \text{ A/cm}^2$ , respectively. Thus, this stable current was expected to contribute to forming uniform shaped bumps in the Sn plating process.

The principle of Sn bumping over Cu filling without PR mould is suggested in Fig. 4. Current is allowed to flow through a metal layer (Au seed layer) on the Si surface and the Cu filling. This plating current enables formation of Sn bumps on the top of each Cu filling.

Fig. 5(a) shows appearance of the electroplated Sn bumps on Cu filling without PR mould, where the plating condition was dc  $0.05 \text{ A/cm}^2$  for 30 min. The size of the Sn bumps was measured as about  $22 \mu\text{m}$  in height and  $68 \mu\text{m}$  in diameter. The bump shape was similar to a mushroom except having no columnar part.

The bumps produced were almost round but did not have as smooth peripheries as the electroplated bumps formed with PR




Fig. 3. Relationship between current flows and time during Sn electroplating with different current densities.




Fig. 4. Principle of electroplating of Sn bumps on Cu filling without a PR mould.




Fig. 5. Sn bumps formed on the Cu filling by dc electroplating without PR mould, (a) bump appearance, (b) bumps having good uniformity, and (c) cross section of a bump (Sn plating condition; 0.05 A/cm<sup>2</sup>, 30 min).

mould [13], [14]. From the periphery shape, it seems that the current flow through the Cu filling as well as Sn<sup>2+</sup> ion concentration in the bath around the bump were almost uniform in all directions of the bump. However, in order to further reduce




Fig. 6. Relationship between Sn bump heights and electroplating time with different current densities.

the roughness of the electroplated surface, addition of a surface active agent to the electroplating solution should be helpful. Careful control of electroplating parameters such as pulse current and current density are also required [20].

The neighboring bumps showed good uniformity in shapes and sizes as shown in Fig. 5(b). In the cross section of Fig. 5(c), the Sn bump was bonded well on the Cu filling. Serious defects were not observed along the Sn/Cu interface. From these results, the feasibility of Sn bumping without PR mould has been confirmed.

Fig. 6 shows a relationship between Sn bump heights and electroplating time with different current densities. The height increased with increasing electroplating time, but the rate of height growth decreased with time. Specifically, in the case of 0.05 A/cm<sup>2</sup>, the bump height increased from 9.9 to 19.7, 22.6, and 27.6 μm with increasing times of 10, 20, 30, and 40 min, respectively. The deposition efficiency during electroplating can be decreased by reduction of Sn concentration in solution with time, hydrogen discharge in acidic media and decomposition of some organic additives [21].

With increasing current density, the bump height also increased as in Fig. 6. Specifically, with a constant time of 30 min, the bump height increased from 15.7 to 23.0 and 27.8 μm by increasing current density from 0.04 to 0.05 and 0.06 A/cm<sup>2</sup>, respectively. The uniformity of the Sn bump height without PR mould needs to be high enough for practical applications. For the condition of 40 min -0.06 A/cm<sup>2</sup>, the measured bump heights from Fig. 6 were 35.0, 33.0, 32.6, 32.4, and 32.4 μm. More detailed evaluation based on a larger sample size is required in a further study to fully quantify the uniformity of the bumps.

Fig. 7 shows Sn bump widths with electroplating time. The bump width increased with plating time as well as current density, although some data scattering existed. In the case of 0.06 A/cm<sup>2</sup>, the width increased from 52.6 to 81.8 μm with increasing time from 10 to 40 min. At 30 min of plating time, the width increased from 54.8 to 75.6 μm by increasing current density from 0.04 to 0.06 A/cm<sup>2</sup>. Since PR mould was not present,




Fig. 7. Relationship between Sn bump widths and electroplating time with different current densities.




Fig. 8. Analysis of Sn and Cu for the Sn bump and Cu via by EDS.

some of the bumps had wider width and deviated from the tendency of normal width increase. Getting proper bump width is important in this non-PR mould process to avoid unwanted connections between neighboring bumps. Unsuitable connections between neighboring bumps were not observed in this study.

Sn and Cu analysis for the Sn bumps and Cu vias were performed by EDS, as shown in Fig. 8. Sn was plated well over the Cu filling. Sn and Cu inter-diffusion across their mutual interface seemed not serious to create significant Cu-Sn IMC. However, according to more detailed analysis using transmission electron microscopy (TEM),  $\text{Cu}_6\text{Sn}_5$  formation between Sn film and Cu via has previously been reported even in the as-Sn-plated state [11].

IMC between Sn bumps and Cu filling that can be produced during the reflow process of Si dice was examined. The Sn bump electroplated at  $0.05 \text{ A/cm}^2$  for 30 s on Cu filling was heated on the hot plate at  $260^\circ\text{C}$  for 20 s. The reflowed bump showed a hemispherical shape with max width of  $53 \mu\text{m}$  and height of  $33 \mu\text{m}$  (see Fig. 9). Along the Sn/Cu bonding interface, scallop shaped IMC was clearly observed Fig. 9(b). The composition of the IMC was analyzed as 52.7 at.% (37.4 wt.%) Cu and 47.3 at.% (62.6 wt.%) Sn by EDS. This is the typical




Fig. 9. Cross section of Sn bump after reflow (a), and interfacial IMC (b).

IMC of  $\text{Cu}_6\text{Sn}_5$  with scallop shape produced between Cu and Sn for most Sn-based solders [22], Sn-film/Cu vias [2], and Sn-2.5%Ag/Cu vias for 3-D packaging [12].

The thickness of the  $\text{Cu}_6\text{Sn}_5$  was measured as  $3.2 \mu\text{m}$ . This is a little thicker than common in general reflow soldering such as  $2 \mu\text{m}$  produced between Cu and molten Sn at  $240^\circ\text{C}$  for 600 s [23]. In a previous case of reflow soldering of Si dice stacking with  $1.5\text{-}\mu\text{m}$ -thick Sn-2.5%Ag layer at  $240^\circ\text{C}$ , all the solder layer changed to  $\text{Cu}_6\text{Sn}_5$  and  $\text{Cu}_3\text{Sn}$  IMCs [12]. The IMC is a governing factor affecting bondability of the chip stacking joints [12]. Ultrasonic bonding, popular for 3-D packaging but using relatively lower bonding temperature, also produced the  $\text{Cu}_6\text{Sn}_5$  IMC by the bonding of  $0.5\text{-}\mu\text{m}$ -thick Sn to Cu vias at  $195^\circ\text{C}$  [2]. However, since ultrasonic bonding is performed at lower temperature than reflow soldering, the thickness of IMC by ultrasonic becomes thinner [24]. Overgrown IMC can cause a reduction of joint strength [25], [26] and can be a crack path [27]. Thus, from the viewpoint of the IMC thickness, the bonding temperature of  $260^\circ\text{C}$  as used in Fig. 9 is suggested to be excessive.

Three Si dice each of  $80 \mu\text{m}$  thickness were stacked and reflow soldered at  $260^\circ\text{C}$  for 20 s. Fig. 10 shows the cross section of the joined Si dice filled with mounting epoxy between the Si dice. The average gap between the dice was  $30 \mu\text{m}$ , and average bump width at the maximum point was  $60 \mu\text{m}$ . In this study there was no Cu extrusion from the via, while in previous reports, the extrusion has been prepared at  $5 \mu\text{m}$  [12] or  $7.5 \mu\text{m}$  [11] thickness. The preparation of Cu extrusion by preferential etching of Si is relatively complicated. For example, it requires an etchant of mixture of HF and  $\text{HNO}_3$ , and a precise etching time control [3]. Instead, in this study, a little thicker Sn bump was prepared which resulted in wider gap of  $30 \mu\text{m}$ . This gap is wider than some previously employed such as  $10\text{--}15 \mu\text{m}$  [11],






Fig. 10. Cross section of Si-dice stacking by reflow soldering.

[12], but smaller than about  $50 \mu\text{m}$  [3]. Wide gaps can be reduced by fabricating smaller height of Sn bumps by process optimization.

Die-to-die processes have been demonstrated, e.g., Si dice were stacked by ultrasonic bonding or thermo-compression [22], [28]. During those bonding processes, relatively high pressure is required such as 24.5 N at  $350^\circ\text{C}$  for thermo-compression, and 20 N at  $150^\circ\text{C}$  for ultrasonic. This pressure can damage the very thin Si die. In Fig. 10, reflow soldering was applied without bonding pressure and the dice were stacked well. The feasibility of wafer stacking using Sn bumps without PR mould was also confirmed. While the focus of this study is on basic feasibility, further studies on various via diameters, pitches, the uniformity of bump size, and die-to-die or wafer level mass production are required to optimize this non-PR bumping technology.

#### IV. CONCLUSION

Si dice with through-silicon-vias were stacked by reflow soldering. In order to reduce the number of steps in the production process for 3-D packaging, the feasibility of Sn bumping on Cu vias without PR mould was investigated. The results are summarized as follows.

- 1) Sn bumps were successfully produced without a PR mould over the Cu fillings of a Si die by electroplating. Contrary to the mushroom morphology on a smooth column observed at the Sn bump with PR, the non-PR Sn bump exhibited only a head part with mushroom morphology without the columnar part.
- 2) The heights and widths of Sn bumps increased with electroplating time and current density. Expected Sn bump with height and width of  $22.6 \mu\text{m}$  and  $68.2 \mu\text{m}$ , respectively, was formed by  $0.05 \text{ A}/\text{cm}^2$  of current density and 30 min of plating time. Serious defects were not observed in the bumps.
- 3) Three Si dice were stacked by reflow soldering at  $260^\circ\text{C}$  on Cu filling using non-PR Sn bumps. The average gap between the Si die was  $30 \mu\text{m}$ , and average width of bumps was  $60 \mu\text{m}$ . Similarly to dice stacking with PR-mould bumping, the dice stacking without PR mould bump in this study exhibited no connection failure in the soldered joints.
- 4) Scallop shaped IMC of  $\text{Cu}_6\text{Sn}_5$  with thickness  $3.2 \mu\text{m}$  was produced along the Sn bump/Cu filling interface after reflow at  $260^\circ\text{C}$  for 20 s.

#### REFERENCES

- [1] S. F. Al-sarawi, D. Abbott, and P. D. Franzon, "A review of 3-D packaging technology," *IEEE Trans. Comp. Packag. Manuf. Technol. B*, vol. 21, no. 1, pp. 2–14, Feb. 1998.
- [2] K. Takahashi, H. Terao, Y. Tomita, Y. Yamaji, M. Hoshino, T. Sato, T. Morifuji, M. Sunohara, and M. Bonkohara, "Current status of research and development for three dimensional chip stack technology," *Jpn J. App. Phys.*, vol. 40, pp. 3032–3037, 2001.
- [3] K. Hara, Y. Kurashima, N. Hashimoto, K. Matsui, Y. Matsuo, I. Miyazawa, T. Kobayashi, Y. Yokoyama, and M. Fukazawa, "Optimization for chip stack in 3-D packaging," *IEEE Trans. Adv. Pack.*, vol. 28, no. 3, pp. 367–376, Aug. 2005.
- [4] R. Nagarajan, K. Prasad, L. Ebin, and B. Narayanan, "Development of dual-etch via tapering process for through-silicon interconnection," *Sensors Actuators A*, vol. 139, pp. 323–329, 2007.
- [5] K. S. Chen, A. A. Ayon, X. Zhang, and S. M. Spearing, "Effect of process parameters on the surface morphology and mechanical performance of silicon structures after deep reactive ion etching (DRIE)," *J. Microelectromech. Sys.*, vol. 11, pp. 264–275, 2002.
- [6] B. Tan and K. Venkatakrishnan, "Nd-YAG laser microvia drilling for interconnection application," *J. Microelectron. Microeng.*, vol. 17, pp. 1511–1517, 2007.
- [7] S. J. Hong, Y. W. Lee, K. S. Kim, K. J. Lee, J. O. Kim, J. H. Park, and J. P. Jung, "Filling via hole in Si-wafer for 3-D packaging," in *Proc. KWS Annu. Meet.* (in Korean), Samchok, Korea, 2006, vol. 46, pp. 227–229.
- [8] P. P. Lau, C. C. Wong, and L. Chan, "Improving electroless Cu via filling with optimized Pd activation," *Appl. Surf. Sci.*, vol. 253, pp. 2357–2361, 2006.
- [9] A. Yu, N. Khan, G. Archit, D. Pinjala, K. C. Toh, V. Kripesh, S. W. Yoon, and J. H. Lau, "Fab of Si carriers with TSV electrical interconnections and embedded thermal solutions for high power 3-D package," in *Proc. IEEE 58th Electron. Compon. Technol. Conf.*, Lake Buena Vista, FL, 2008, pp. 24–28.
- [10] J. J. H. Reche and D. Kim, "Wafer level packaging having bump-on-polymer structure," *Microelectron. Reliabil.*, vol. 43, pp. 879–894, 2003.
- [11] K. Takahashi, M. Umemoto, N. Tanaka, K. Tanida, Y. Nemoto, Y. Tomita, M. Tago, and M. Bonkohara, "Ultra-high-density interconnection technology of three-dimensional packaging," *Microelectron. Reliabil.*, vol. 43, pp. 1267–1279, 2003.
- [12] K. Tanida, M. Umemoto, N. Tanaka, Y. Tomita, and K. Takahashi, "Micro Cu bump interconnection on 3-D chip stacking technology," *Jpn J. App. Phys.*, vol. 43, no. 4B, pp. 2264–2270, 2004.
- [13] S. W. Jung, J. P. Jung, and Y. Zhou, "Characteristics of Sn-Cu solder bump formed by electroplating for flip chip," *IEEE Trans. Electron. Pack. Manuf.*, vol. 29, pp. 10–16, 2006.
- [14] H. Hwang, S. M. Hong, J. P. Jung, and C. S. Kang, "Pb-free solder bumping for flip chip package by electroplating," *Solder. Surf. Mount Tech.*, vol. 15, no. 2, pp. 10–16, 2003.
- [15] S. M. Hong, C. S. Kang, and J. P. Jung, "Plasma reflow bumping of Sn-3.5 Ag solder for flux-free flip chip package application," *IEEE Trans. Adv. Pack.*, vol. 27, no. 1, pp. 90–96, Feb. 2004.
- [16] R. Lathrop, "Solder paste printing and stencil design considerations for wafer bumping," in *Proc. IEEE 29th Int. Circuit Mater. Electron. Manuf. Tech. Sym.*, San Jose, CA, Jul. 2004, pp. 229–237.
- [17] J. Busby, B. Dang, P. Gruber, D. Hawken, J. Shah, R. Weisman, E. Perfecto, K. Ruhmer, and S. Buchwalter, "C4NP lead free solder bumping and 3-D micro bumping," in *IEEE/SEMI Adv. Semiconduct. Manuf. Conf.*, Cambridge, MA, 2008, pp. 333–339.
- [18] Cost analysis tool for your 3-D TSV manufacturing Yole Development, 2008 [Online]. Available: <http://www.yole.fr>
- [19] P. Dixit, C. W. Tan, L. Xu, N. Lin, J. Miao, J. Pang, P. Backus, and R. Preisser, "Fabrication and characterization of finepitch on-chip copper interconnects for advanced wafer level packaging by a high aspect ratio through AZ9260 resist electroplating," *J. Microelectron. Microeng.*, vol. 17, pp. 1078–1086, 2007.
- [20] J. Y. Kim, J. Yu, J. H. Lee, and T. Y. Lee, "The effects of electroplating parameters on the composition and morphology of Sn-Ag solder," *J. Electron. Mater.*, vol. 33, pp. 1459–1464, 2004.
- [21] M. Paunovic, Y. Zhang, and J. A. Abys, *Modern Electroplat.*, M. Schlesinger and M. Paunovic, Eds. New York: Wiley, 2000, pp. 253–253.
- [22] D. R. Flanders, E. G. Jacobs, and R. F. Pinizzotto, "Activation energies of intermetallic growth of Sn-Ag eutectic solder on copper substrates," *J. Electron. Mater.*, vol. 26, pp. 883–887, 1997.

- [23] V. Vuorinen, H. Yu, T. Laurila, and J. K. Kivilahti, "Formation of intermetallic compounds between liquid Sn and various Cu/Ni metallizations," *J. Electron. Mater.*, vol. 37, pp. 792–805, 2008.
- [24] J. M. Kim, J. P. Jung, Y. N. Zhou, and J. H. Kim, "Ambient temperature ultrasonic bonding of Si-dice using Sn-3.5%wt.%Ag," *J. Electron. Mater.*, vol. 37, pp. 324–330, 2008.
- [25] K. S. Kim, N. K. Kim, C. H. Yu, J. J. Kim, and E. G. Chang, "Microstructure and strength of bump joints in photodiode packages," *J. Electron. Mater.*, vol. 33, pp. 70–75, 2004.
- [26] M. I. Kim, J. K. Moon, and J. P. Jung, "Shear strength and interfacial compound of Sn-Ag-Bi-In alloy," *Mater. Trans.*, vol. 43, pp. 1791–1796, 2002.
- [27] Y. W. Lee, K. J. Lee, Y. N. Zhou, and J. P. Jung, "Characteristics of Sn<sub>5</sub>Zn<sub>3</sub>Bi solder joints and crack resistance with various PCB and lead coatings," *Microelectron. Reliabil.*, vol. 48, pp. 631–637, 2008.
- [28] T. Morifuji, Y. Tomita, T. Sato, and K. Takahashi, "High accuracy interconnection technologies on 3-D stacking process," in *Proc. MATE* (in Japanese), Yokohama, Japan, 2001, pp. 113–118.



**SungJun Hong** received the B.Eng. and M.Eng. degrees from the Department of Materials Science and Engineering, University of Seoul, Seoul, Korea, in 2005 and 2007, respectively.

He is developing Flip-Chip package in Amkor Technology Korea as a Researcher. He is interested in Semiconductor back-end process and MEMS Package Development.



**Jiheon Jun** received the B.Eng. and M.Eng. degrees from the Department of Materials Science and Engineering, University of Seoul, Seoul, Korea, in 2006 and 2009, respectively.

He is currently in the Advanced Functional Materials Research Center at Korea Institute of Science and Technology (KIST). His research interest includes fabrication of functional nanoporous films, electronics packaging process and electrochemical fabrication and analysis.



**Jae Pil Jung** received the B.S. and Ph.D. degrees from the Department of Metallurgical Engineering, Seoul National University, Seoul, Korea, and the M.S. degree from the Department of Materials Science and Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea.

He was a Senior Researcher at the Department of Welding and Joining, Korea Institute of Machinery and Metals for 12 years. He is currently a Professor at the Department of Materials Science and Engineering, University of Seoul. His research interests

lie in the areas of interconnection materials and electronics packaging processes including soldering, electroplating, 3-D packaging, and other microjoining processes.



**Michael Mayer** (M'08) received a diploma degree in physics and the Ph.D. degree in technical sciences from ETH Zurich, Switzerland, in 1994 and 2000, respectively.

He is an Assistant Professor for Microjoining at the University of Waterloo, ON, Canada, since 2004. From 2000 to 2004 he was a Senior R&D engineer with ESEC, Cham, Switzerland. His research aims at the advancements of thermosonic wire bonding processes, wire bonding materials, and characterization methods. Michael developed

and introduced CMOS microsensor technology to microelectronic packaging process research, resulting in a set of new tools that he used to advance knowledge about ultrasonic microwelding process knowledge and formability of metals under ultrasonic irradiation in the microscale. He co-authored more than 80 technical publications including one book, three book chapters, eight patent applications (four granted), more than 35 journal papers, and more than 35 conference papers. In 2010, he served as a Guest Editor for a special issue of *Microelectronics Reliability* on copper wire bonding.

Dr. Mayer is a member of SMTA and IMAPS.



**Y. Norman Zhou** received the B.A.Sc. and M.A.Sc. degrees from the Department of Mechanical Engineering, Tsinghua University, Beijing, China, and the Ph.D. degree from the Department of Metallurgy and Materials Science, University of Toronto, Toronto, ON, Canada.

He worked as a Lecturer at the Department of Mechanical Engineering, Tsinghua University and as a Materials Scientist at the Fuel Development Branch, Atomic Energy of Canada, Chalk River, ON, Canada.

He also worked as a Senior Research Engineer at the Microjoining and Plastics Group at the Edison Welding Institute, Columbus, OH. He is currently a holder of Canada Research Chair in Microjoining, and is also Professor at the Department of Mechanical and Mechatronics Engineering, University of Waterloo. He has more than 20 years industrial, teaching, and research experience in materials joining technologies. His current research interests include the field of microjoining and nanojoining (wire bonding, resistance and laser microwelding, brazing and soldering, etc.).