Candidate
Nivedita Sritharan
Title
Predictable Cache Coherence Protocols for Mixed-Time-Criticality Multi-core Systems
Supervisor
Hiren Patel
Abstract
Modern real-time systems consist of a combination of hard real-time and soft real-time tasks. Hard real-time (HRT) tasks mandate strict timing requirements by requiring that a static timing analysis can be performed to compute a worst-case latency (WCL) bound. Soft real-time (SRT) tasks, on the other hand, do not impose such stringent requirements. Instead, SRT tasks tolerate infrequent violations of deadlines in favour of improved average-case performance. When deploying such a system on a multi-core platform, the hardware resources such as the main memory, caches and shared bus are shared between the tasks. This results in inteference by the SRT tasks on the HRT tasks, which complicates the timing analysis for HRT tasks, and potentially yielding unbounded WCL. This thesis presents a time-based cache coherence protocol, HourGlass, to predictably share data in a multi-core system across HRT and SRT tasks. HourGlass is derived from the conventional Modified Shared Invalid (MSI) cache coherence protocol, and it is equipped with timer mechanism that allows the cores to hold a valid copy of data in its private cache for certain duration. HourGlass is designed to ensure WCL bounds for HRT tasks, and it also provides performance improvements for SRT tasks. Such a coherence protocol encourages a trade-off between the WCL bounds for hard real-time tasks, and performance offered to the soft real-time tasks with the help of timer mechanisms. HourGlass was prototyped in gem5, a micro-architectural simulator, and evaluated with multi-threaded benchmarks.