PhD Seminar: A DC to 43-GHz SPST with Minimum 50-dB Isolation and+19.6-dBm Large-Signal Power Handling in 45-nm SOI-CMOSExport this event to calendar

Thursday, November 26, 2020 — 2:30 PM EST

Candidate: Ayman Eltaliawy

Title: A DC to 43-GHz SPST with Minimum 50-dB Isolation and+19.6-dBm Large-Signal Power Handling in 45-nm SOI-CMOS

Date: November 26, 2020

Time: 2:30 PM

Place: REMOTE ATTENDANCE

Supervisor(s): Long, John

 

Abstract:

A fully-differential, single-pole single-throw (SPST) switch capable of high isolation in broadband CMOS transceivers is described. The SPST switch realizes > 50-dB isolation across DC to 43GHz while maintaining an insertion loss (IL) < 3dB. RF input power for -1dB compression (IP1dB) of the IL is +19.6dBm and the input third-order intercept point is +30.4dBm (both for differential inputs at 20GHz). The prototype is fabricated in 45-nm RF-SOI CMOS technology and has an active area of 0.0058mm2.

Location 
REMOTE PARTICIPATION


,

  1. 2021 (59)
    1. July (1)
    2. May (1)
    3. April (25)
    4. March (14)
    5. February (10)
    6. January (9)
  2. 2020 (248)
    1. December (20)
    2. November (20)
    3. October (16)
    4. September (15)
    5. August (16)
    6. July (32)
    7. June (29)
    8. May (32)
    9. April (27)
    10. March (13)
    11. February (20)
    12. January (16)
  3. 2019 (282)
  4. 2018 (150)
  5. 2017 (212)
  6. 2016 (242)
  7. 2015 (242)
  8. 2014 (268)
  9. 2013 (190)
  10. 2012 (31)