Course description

Organization and performance of conventional uniprocessors, pipelined processors, parallel processors and multiprocessors; memory and cache structures; multiprocessor algorithms and synchronization techniques; special-purpose architectures.

Class days, times, building, and room number

Class duration January 11, 2021 – April 14, 2021.
Please consult the tentative schedule for important dates. This has been posted on LEARN.

Instructor information

Instructor: Prof. Hiren Patel, Email
Office: E5-4018.
Office hours: TBD.

Teaching assistant information

TA: Zhuanhao Wu, Email
Office hours: TBD
TA: Artem Klashtorny, Email
Office hours: TBD

Note: When sending email to the TA or the course instructor:

1. Ensure that the email’s subject contains 320F21.
2. The email is sent from a University of Waterloo mail server with your official UWid. Email from unofficial addresses (even if sent through) such as gmail and the like will not be responded to.

Course websites

• Piazza We will use this for questions and answers.
• LEARN This website will contain lecture materials, problem sets, and solutions. LEARN will be used as the primary medium for communication with the class.
• https://git.uwaterloo.ca Benchmarks, examples and scripts will be posted in git repositories.

Course textbook


Course objectives

• Become fluent in the architectures of pipelined high performance processors
• Be competent in the instruction scheduling strategies in integer/ floating point pipelines and reducing pipeline stalls due to various hazards
• Multiprocessor performance limitations, distributed cache coherence protocols and multiprocessor synchronization problems.

• Solve design problems related to topics in computer architecture in a timed setting.

**Course prerequisites**

Prereq: CS 354 or ECE 222; Level at least 3B Computer Engineering or Electrical Engineering or Software Engineering or Computer Science/Digital Hardware Option.

Antireq: ECE 429

**Evaluation**

The course grade will be based on the following components:

<table>
<thead>
<tr>
<th>Component</th>
<th>Scheme 1</th>
<th>Scheme 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Project</td>
<td>50%</td>
<td>50%</td>
</tr>
<tr>
<td>Quiz 1</td>
<td>25%</td>
<td>15%</td>
</tr>
<tr>
<td>Quiz 2</td>
<td>25%</td>
<td>35%</td>
</tr>
</tbody>
</table>

The project is split into 6 project deliverables (PD)s. The 25% of the project marks are distributed across the deliverables as follows.

$$(PD_0, PD_1, PD_2, PD_3, PD_4, PD_5) = (2\%, 6\%, 6\%, 6\%, 12\%, 18\%)$$

The final course mark is obtained as follows.

$$\text{Final Course Mark} = \text{MAX}(\text{Scheme}_1, \text{Scheme}_2)$$

**Note:**

1. Quizzes are to be done individually. They are closed books, and closed notes. A simple calculator may be allowed, but no computers or cellphones.

2. Each quiz will be available for the students to complete for a window of 24 hours. The actual time allotted to taking (writing) the quiz will be shorter than that. It will typically be in the range of 90 minutes to 150 minutes.

3. Review of quizzes must occur within 2 weeks of the return of the respective quiz. The request must be made in writing. You will need to state the questions that should be reconsidered, and reasons for it. Note that later requests for reassessments will not be honoured.

4. No extensions will be made to PD submission dates. A late PD submission will be worth a maximum of 50% of the marks originally allocated to that PD if it is submitted before the deadline of the next PD. The submission of the late PD after the deadline of the next PD will receive a mark of 0. For example, a late submission for $PD_1$ can achieve a maximum of 3% only if it is submitted before the deadline for $PD_2$. After the deadline of $PD_2$, any submission of $PD_1$ will receive a grade of 0.

   Late submission of PDs is not allowed. You will receive a 0 for the corresponding PD when it is submitted past the deadline.

5. Any student missing any of the quizzes will receive a score of 0 for the respective component.

6. Any student missing any of quizzes for legitimate reasons must provide appropriate documentation (e.g. verification of illness form) within 48 hours of the incident affecting the component. If documentation is not provided in the appropriate time period, the student will receive a 0 for the component without further reconsideration.

7. If you miss the quiz 1, and if appropriate documentation is provided within the appropriate time period, and the instructor has accepted the legitimate reason for missing the quiz, the quiz weight will be shifted to the final.
8. A student missing only quiz 2, and provides appropriate documentation within the appropriate time period will receive a grade of INC, and the student will have to complete the requirement of the quiz as a final exam for future offering of 320 one year later. No special quizzes will be offered prior to the following year’s offering of the course.

9. A student that misses both the quizzes, will need to take all quizzes/examination components (quiz 1 and quiz 2 or midterm exam and final exam) for the next offering of the course one year later.

10. The student must obtain a **minimum of 30% out of 50% on the project component to pass this course.**

11. The student must obtain a **minimum of 25% of the 50% allocated for the combined quizzes to pass this course.**

12. The instructor reserves the right to adjust the weights of any of the quiz, exam and project components, as well as curving the final marks. The instructor also reserves the right to update and adjust the deadlines and schedule.

13. Any violations of academic honesty and integrity policies will result in an automatic failure of the course with a final score of 0.

**Project Overview**

The project will be completed individually.

**Cycle-accurate Implementation of a processor:** You will design and implement a cycle-accurate RISC-V processor architecture. Further details on the specifics of the architecture and compiler suite used will be provided in class.

**Demo:** You will demonstrate your implementation. Further details on the demonstration will be provided later.

**Topics**

Performance metrics, instruction-set architectures, caches, virtual memory, pipelining and branch prediction, superscalar, static and dynamic scheduling, multiprocessors, cache coherence, memory consistency models, hardware multithreading, and on-chip interconnects.

<table>
<thead>
<tr>
<th>Topic</th>
<th>HP5 Sections</th>
</tr>
</thead>
<tbody>
<tr>
<td>Performance metrics</td>
<td>1.1 – 1.12</td>
</tr>
<tr>
<td>Instruction-set architecture</td>
<td>A.1 – A.7, A.9 – A.11</td>
</tr>
<tr>
<td>Caches</td>
<td>B.1 – B.3, 2.1 – 2.3</td>
</tr>
<tr>
<td>Virtual memory</td>
<td>B.4 – B.7, 2.5 – 2.8</td>
</tr>
<tr>
<td>Pipelining and branch prediction</td>
<td>C.1 – C.7, 3.1 – 3.3, 3.9</td>
</tr>
<tr>
<td>Superscalar</td>
<td></td>
</tr>
<tr>
<td>Static and dynamic scheduling</td>
<td>3.2, 3.4 – 3.5, 3.11</td>
</tr>
<tr>
<td>VLIW/EPIC</td>
<td>3.7</td>
</tr>
<tr>
<td>Hardware multithreading</td>
<td>3.12, 3.15</td>
</tr>
<tr>
<td>Multiprocessors: Synchronization</td>
<td>5.5</td>
</tr>
<tr>
<td>Multiprocessors: Cache coherency</td>
<td>5.1 – 5.4</td>
</tr>
<tr>
<td>Multiprocessors: Memory consistency models</td>
<td>5.5.6 – 5.10</td>
</tr>
<tr>
<td>Data-level parallelism</td>
<td>4</td>
</tr>
</tbody>
</table>
University Policies

The following statements are a required part of every course outline. You may also want to consult related information at https://uwaterloo.ca/engineering/current-undergraduate-students/academic-support/course-responsibilities and Petitions and Challenges. The actual policies can be found at Policies.

Academic integrity: In order to maintain a culture of academic integrity, members of the University of Waterloo community are expected to promote honesty, trust, fairness, respect and responsibility. (Check www.uwaterloo.ca/academicintegrity/ for more information.)

Grievance: A student who believes that a decision affecting some aspect of his/her university life has been unfair or unreasonable may have grounds for initiating a grievance. Read Policy 70, Student Petitions and Grievances, Section 4, Policy 70. When in doubt please be certain to contact the department’s administrative assistant who will provide further assistance.

Discipline: A student is expected to know what constitutes academic integrity (check www.uwaterloo.ca/academicintegrity/) to avoid committing an academic offence, and to take responsibility for his/her actions. A student who is unsure whether an action constitutes an offence, or who needs help in learning how to avoid offences (e.g., plagiarism, cheating) or about “rules” for group work/collaboration should seek guidance from the course instructor, academic advisor, or the undergraduate Associate Dean. For information on categories of offences and types of penalties, students should refer to Policy 71, Student Discipline, www.adm.uwaterloo.ca/infosec/Policies/policy71.htm. For typical penalties check Guidelines for the Assessment of Penalties, www.adm.uwaterloo.ca/infosec/guidelines/penaltyguidelines.htm.

Appeals: A decision made or penalty imposed under Policy 70 (Student Petitions and Grievances) (other than a petition) or Policy 71 (Student Discipline) may be appealed if there is a ground. A student who believes he/she has a ground for an appeal should refer to Policy 72 (Student Appeals) www.adm.uwaterloo.ca/infosec/Policies/policy72.htm.

Note for students with disabilities: The Office for Accessibility, located in Needles Hall, Room 1401, collaborates with all academic departments to arrange appropriate accommodations for students with disabilities without compromising the academic integrity of the curriculum. If you require academic accommodations to lessen the impact of your disability, please register with the OPD at the beginning of each academic term.