## **Digital CMOS Integrated Circuits**

E&CE 637 July 2021

## **Calendar Description:**

Design of CMOS digital integrated circuits at the transistor level. Related topics include MOSFET switch and models, logic gate design, transistor sizing, interconnect parasitics, gate delay, timing design, logical effort, static and dynamic logic families, latch and flip-flop elements, adder circuit and architectures.

**Prerequisite:** E&CE 445

High speed adders

\*Project

<b>Detailed Description:</b>		<b>Lecture Hours</b>
1.	MOS Transistor - Review - Static behavior - Parasitic capacitances and dynamic behavior - Short channel effects - Concept of scaling and trends - SPICE MOS models - Process variations & process impact	6
2.	<ul> <li>MOS Inverter</li> <li>Properties</li> <li>Static behavior – switching threshold, Noise margin</li> <li>Dynamic behavior – capacitance, propagation delay</li> <li>Power, energy consumption and power-delay, energy-delay products</li> <li>Layout considerations/design rules</li> </ul>	6
3.	<ul> <li>CMOS Combinational Circuits</li> <li>Implementation styles Static, ratioed, pass transistor, CPL, dynamic logic</li> <li>Signal integrity issues in dynamic circuits</li> <li>Cascading of dynamic circuits</li> <li>Logic styles for low power &amp; high performance applications</li> </ul>	6
4.	<ul> <li>CMOS Sequential Circuit</li> <li>Timing metrics for sequential circuits</li> <li>Static and dynamic sequential flip-flops and latches</li> <li>High speed pipeline circuits</li> </ul>	6
5.	<ul> <li>CMOS Arithmetic Circuits</li> <li>Single bit adder circuits</li> <li>Multi-bit adder circuit and architecture</li> </ul>	6

## 6. **Interconnect Parasitics**

- Capacitive parasitics, modeling, cross talk
- Resistive parasitics, modeling, IR drop, electromigration
- Inductive parasitics,

## 7. Timing Issues in Digital Circuits

- Single-phase and two-phase clocking
- Clock skew and jitter
- Clock generation and distribution
- Synchronizers & arbiters

Total 36

10tal 30

**Text Book:** Digital Integrated Circuit: A Design Perspective, Jan Rabaey, A. Chandrakasan, and B. Nikolic, 2<sup>nd</sup> Edition, Printice Hall, ISBN 0-13-090996-3.

**Project:** A group IC design project is an essential component of this course. The project involves transistor-level digital circuit design, simulation and layout.

3

3