## Journal Articles

[J37] K. Zukotynski, V. Gaudet, C.F. Uribe, S. Mathotaarahchi, K.C. Smith, P. Rosa-Neto, F. Bénard, S.E. Black, "Machine Learning in the Nuclear Medicine: Part 2-Neural Networks and Clinical Aspects," *Journal of Nuclear Medicine*, in press, Aug. 2020.

[J36] K. Zukotynski, V. Gaudet, P. Kuo, S. Adamo, M. Goubran, C. Scott, C. Bocti, M. Borrie, H. Chertkow, R. Frayne, R. Hsiung, R. Laforce Jr., M.D. Noseworthy, F.S. Prato, J.D. Sahlas, E.E. Smith, V. Sossi, A. Thiel, J.-P. Soucy, J.-C. Tardif, S.E. Black, "The use of random forests to identify brain regions on amyloid and FDG PET associated with MoCA score," *Clinical Nuclear Medicine*, vol. 45, no. 6, pp. 427-433, June 2020.

[J35] K. Zukotynski, V. Gaudet, P. Kuo, S. Adamo, M. Goubran, C. Scott, C. Bocti, M. Borrie, H. Chertkow, R. Frayne, R. Hsiung, R. Laforce Jr., M.D. Noseworthy, F.S. Prato, J.D. Sahlas, E.E. Smith, V. Sossi, A. Thiel, J.-P. Soucy, J.-C. Tardif, S.E. Black, "The use of random forests to classify amyloid brain PET," *Clinical Nuclear Medicine*, vol. 44, no. 10, pp. 784-788, October 2019.

[J34] C.F. Uribe, S. Mathotaarahchi, V. Gaudet, K.C. Smith, P. Rosa-Neto, F. Bénard, S.E. Black, and K. Zukotynski, "Machine Learning in the Nuclear Medicine: Part 1-Introduction," *Journal of Nuclear Medicine*, vol. 60, no. 4, pp. 451-458, April 2019.

[J33] V. Gaudet, "A Survey and Tutorial and Contemporary Aspects of Multiple-Valued Logic and Its Application to Microelectronic Circuits," *IEEE J. Emerging and Selected Topics in Circuits and Systems*, vol. 6, no. 1, pp. 5-12, March 2016.

[J32] V. Gaudet, J. Butler, R. Wille, and N. Homma, "Guest Editorial Emerging Topics in Multiple-Valued Logic and Its Applications," (non-refereed) *IEEE J. Emerging and Selected Topics in Circuits and Systems*, vol. 6, no. 1, pp. 1-4, March 2016.

[J31] N. Onizawa, W. Gross, T. Hanyu, and V. Gaudet, "Asynchronous Stochastic Decoding of LDPC: Algorithm and Simulation Model," *IEICE Trans. on Information and Systems*, Special Section on Multiple-Valued Logic and VLSI Computing, vol. E97-D, no. 9, pp. 2286-2295, Sept. 2014.

[J30] N. Onizawa, W. Gross, T. Hanyu, and V. Gaudet, "Clockless Stochastic Decoding of Low-Density Parity-Check Codes: Architecture and Simulation Model," *Journal of Signal Processing Systems for Signal, Image and Video Technology* special issue on SiPS 2012, vol. 76, no. 2, pp. 185-194, Aug. 2014.

[J29] N. Onizawa, S. Matsunaga, V. Gaudet, W. Gross, and T. Hanyu, "High-Throughput Low-Energy Self-Timed CAM Based on Reordered Overlapped Search Mechanism," *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 61, no. 3, pp. 865-876, March 2014.

[J28] P. Chuang, M. Sachdev, and V. Gaudet, "A 167-ps 2.34-mW Single-Cycle 64-bit Binary Tree Comparator with Constant-Delay Logic in 65-nm CMOS," *IEEE Trans. on Circuits and* 

Systems I: Regular Papers, vol. 61, no. 1, pp. 160-171, January 2014.

[J27] B. Crowley and V. Gaudet, "LED Die-on-Chip Integration for Fluorescence-Detection Applications," *IET Electronics Letters*, vol. 59, no. 24, pp. 1553-1555, Nov. 21, 2013.
[J26] N. Onizawa, S. Matsunaga, V. Gaudet, W. Gross, and T. Hanyu, "High-Throughput CAM Based on a Synchronous Overlapped Search Scheme," *IEICE Electronics Express*, 9 pages, vol. 10, no. 7, April 10, 2013.

[J25] R. Dodd, C. Schlegel, and V. Gaudet, "DS-CDMA Implementation with Iterative Multiple Access Interference Cancellation," *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 60, no. 1, pp. 222-231, Jan. 2013.

[J24] P. Marshall, V. Gaudet, and D. Elliott, "Deeply Pipelined Digit-Serial LDPC Decoding," *IEEE Trans. on Circuits and Systems I: Reg. Papers*, vol. 59, no. 12, pp. 2934-2944, Dec. 2012.

[J23] Y. Wang, B. Afshar, L. Ye, V. Gaudet, and A. Niknejad, "Design of a Low Power, Inductorless Wideband Variable-Gain Amplifier for High-Speed Receiver Systems," *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 59, no. 4, pp. 696-707, April 2012.

[J22] B. Crowley and V. Gaudet, "Switching Activity Minimization in Iterative LDPC Decoders," *Journal of Signal Processing Systems for Signal, Image and Video Technology*, vol. 68, no. 1, pp. 63-73, doi 10.1007/s11265-011-0577-y, 2012.

[J21] N. Onizawa, T. Hanyu, and V. Gaudet, "Low-Energy Asynchronous Interleaver for Clockless Fully Parallel LDPC Decoding," *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 58, no. 8, pp. 1933-1943, August 2011.

[J20] S. Sharifi Tehrani, C. Winstead, W. J. Gross, S. Mannor, S. Howard, and V. Gaudet, "Relaxation Dynamics in Stochastic Iterative Decoders," *IEEE Trans. on Signal Processing*, vol. 58, no. 11, pp. 5955-5961, Nov. 2010.

[J19] M. Zargham, C. Schlegel, J. P. Chamorro, C. Lahuec, F. Séguin, M. Jézéquel, and V. Gaudet, "Scaling of Analog LDPC Decoders in Sub-100nm CMOS Processes," *Integration – The VLSI Journal*, vol. 43, no. 4, pp. 365-377, Sept. 2010.

[J18] N. Onizawa, T. Hanyu, and V. Gaudet, "Design of High-Throughput Fully-Parallel LDPC Decoders Based on Wire Partitioning," *IEEE Trans. Very Large Scale Integration (VLSI) Systems*, vol. 18, no. 3, pp. 482-489, Mar. 2010.

[J17] N. Sadeghi, V. Gaudet, and C. Schlegel, "Analog DFT Processors for OFDM Receivers: Circuit Mismatch & System Performance Analysis," *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 56, no. 9, pp. 2123-2131, Sept. 2009.

[J16] N. Onizawa, T. Hanyu, and V. Gaudet, "High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving," *IEICE Trans. on Electronics*, vol. E92-C, no. 6, pp. 867-874, June 2009.

[J15] D. Haley, V. Gaudet, C. Winstead, A. Grant, and C. Schlegel, "A Dual-Function Mixed-Signal Circuit for LDPC Encoding/Decoding," *Integration – The VLSI Journal*, vol. 42, no. 3, pp. 332-339, June 2009.

[J14] T. Brandon, J. Koob, L. van den Berg, Z. Chen, A. Alimohammad, R. Swamy, J. Klaus, S. Bates, V. Gaudet, B. Cockburn, and D. Elliott, "A Compact 1.1-Gb/s Encoder and Memory-Based 600-Mb/s Decoder for Low-Density Parity-Check Convolutional Codes," *IEEE Trans. on Circuits and Systems I: Reg. Papers*, vol. 56, no. 5, pp. 1017-1029, May 2009.

[J13] T. Brandon, R. Hang, G. Block, V. Gaudet, B. Cockburn, S. Howard, C. Giasson, K. Boyle, P. Goud, S. S. Zeinoddin, A. Rapley, S. Bates, D. Elliott, and C. Schlegel, "A Scalable LDPC Decoder Architecture with Bit-Serial Message Exchange," *Integration – The VLSI Journal*, vol. 41, no. 3, pp. 385-398, May 2008.

[J12] Y. Wang, A. Niknejad, V. Gaudet, and K. Iniewski, "A CMOS IR-UWB Transceiver Design for Contact-less Chip Testing," *IEEE Trans. on Circuits and Systems II: Express Briefs*, vol. 55, no. 4, pp. 334-338, Apr. 2008.

[J11] S. Kasnavi, P. Berube, V. Gaudet, and J.N. Amaral, "A Forwarding Architecture for Internet Protocol Routing," *Elsevier Computer Networks*, vol. 52, no. 2, pp. 303-326, Feb. 8, 2008.

[J10] M. Yiu, C. Winstead, V. Gaudet, and C. Schlegel, "Design for Testability of CMOS Analog Sum-Product Error Control Decoders," *IEEE Trans. on Circuits and Systems II: Express Briefs*, vol. 54, no. 8, pp. 675-679, Aug. 2007.

[J9] S. Howard, C. Schlegel, and V. Gaudet, "Degree-Matched Check Node Decoding for Regular and Irregular LDPCs," *IEEE Trans. on Circuits and Systems II: Express Briefs*, pp. 1054-1058, vol. 53, no. 10, Oct. 2006.

[J8] C. Winstead, N. Nguyen, V. Gaudet, and C. Schlegel, "Low-Voltage CMOS Circuits for Analog Iterative Decoders," *IEEE Trans. on Circuits and Systems I: Regular Papers*, vol. 53, no. 4, pp. 829-841, Apr. 2006.

[J7] S. Howard, V. Gaudet, and C. Schlegel, "Soft Bit Decoding of Low Density Parity Check Codes," *IEEE Trans. on Circuits and Systems II: Express Briefs*, vol. 52, no. 10, pp. 646-650, Oct. 2005.

[J6] D. Gnaedig, E. Boutillon, M. Jézéquel, V. Gaudet, and G. Gulak, "On Multiple Slice Turbo Codes," *Annales des télécommunications*, vol. 60, no. 1-2, pp. 79-102, Jan.-Feb. 2005.

[J5] V. Gaudet and G. Gulak, "A 13.3Mbps 0.35µm CMOS Analog Turbo Decoder IC with a Configurable Interleaver," *IEEE J. Solid-State Circuits*, vol. 38, no. 11, pp. 2010-2015, Nov. 2003.

[J4] V. Gaudet and A. Rapley, "Iterative Decoding Using Stochastic Computation," *IEE Electronics Letters*, vol. 39, no. 3, pp. 299-301, Feb. 6, 2003.

[J3] V. Gaudet, R. Gaudet, and G. Gulak, "Programmable Interleaver Design for Analog Iterative Decoders," *IEEE Trans. on Circuits and Systems II - Analog and Digital Signal Processing*, vol. 49, no. 7, pp. 457-464, July 2002.

[J2] W. Gross, V. Gaudet, and G. Gulak, "Difference Metric Soft-Output Detection: Architecture and Implementation," *IEEE Trans. on Circuits and Systems II - Analog and Digital Signal Processing*, vol. 48, no. 10, pp. 904-911, Oct. 2001.

[J1] V. Gaudet and G. Gulak, "Implementation Issues for High-Bandwidth Field-Programmable Analog Arrays," *J. Circuits, Systems, and Computers: Special Issue on Analog and Digital Arrays*, World Scientific Publishing, vol. 8, no. 5-6, pp. 541-558, 1998.