@patent {26339,
	title = {Hardware Thread Scheduling},
	volume = {10261835},
	year = {2019},
	edition = {United States of America},
	chapter = {US},
	abstract = {An apparatus has processing circuitry to execute instructions from multiple threads and hardware registers to store context data for the multiple threads concurrently. At a given time a certain number of software-scheduled threads may be scheduled for execution by software executed by the processing circuitry. Hardware thread scheduling circuitry is provided to select one or more active threads to be executed from among the software-scheduled threads. The hardware thread scheduling circuitry adjusts the number of active threads in dependence on at least one performance metric indicating performance of the threads.},
	url = {https://patents.google.com/patent/US10261835B2/en},
	author = {Jose Alberto Joao and Alejandro Rico Carro and Ziqiang Huang}
}
