@patent {26340,
	title = {Defer buffer},
	volume = {10275250},
	year = {2019},
	edition = {United States of America},
	chapter = {US},
	abstract = {An apparatus comprises processing circuitry for executing instructions of two or more threads of processing, hardware registers to store context data for the two or more threads concurrently, and commit circuitry to commit results of executed instructions of the threads, where for each thread the commit circuitry commits the instructions of that thread in program order. At least one defer buffer is provided to buffer at least one blocked instruction for which execution by the processing circuitry is complete but execution of an earlier instruction of the same thread in the program order is incomplete. This can help to resolve inter-thread blocking and hence improve performance.},
	url = {https://patents.google.com/patent/US10275250B2/en},
	author = {Jose Alberto Joao and Ziqiang Huang and Alejandro Rico Carro}
}
